



---

## Booth Radix-8 Booth Multiplier Architecture: Survey and Discussions

Md. Iftekhar<sup>1</sup>, Prof. Devendra Patle<sup>2</sup>

<sup>1</sup>M. Tech Scholar, Department of EC, School of Engineering, SSSUTMS, Sehore (India)

<sup>2</sup>Assistant Professor, Department of EC, School of Engineering, SSSUTMS, Sehore (India)

### ABSTRACT

Approximate computing applied in software and hardware, has been considered as a new approach to saving area in terms as memory and power in terms as power consumption for circuit, as well as increasing performance. Multiplier is a key arithmetic circuit in many error-tolerant applications such as digital signal processing (DSP). In this paper we review the various scheme for multiplier with performed function such as addition, subtractions, and multiplications for the less power consumption and required less memory area.

**Keywords:** - Booth multiplier, Addition, subtraction, Digital signal processing, Encoding.

### INTRODUCTION

Every day integrated circuit technology gets additional advanced in terms of style and performance analysis. A faster style with lower power consumption and smaller space is implied for trendy electronics styles. Unceasing advancement in electronics style technology makes improved use of energy, inscribe information with success, communicate info rather more unwaveringly, etc. significantly, several of those technologies address low-power consumption to fulfill the wants of varied transportable applications. In these application systems, a number may be a basic arithmetic unit and wide utilized in circuits, which the multiplication method ought to be optimized properly.

Multipliers usually have extended latency, large space and consume substantial quantity of power. Thence low-power number style has become a vital half in VLSI system style. New daily approaches are being developed to make low power multipliers on technological advances, physical, circuits and logical levels. As the number is generally the slowest part in the same system, the performance of the system is determined by the output of the multiplying factor. In addition, the multipliers are the most important in a style itself. Therefore, optimizing the speed and space of a number can be a major problem today. However, the space and speed range of the unit sometimes conflicting constraints as the speed increase ends up in larger areas and vice versa. Additionally space and power consumption of a circuit area unit linearly related to. Thus a compromise must be tired speed of the circuit for a bigger improvement in reduction of space and power.

For implementing a digital number a big type of system arithmetic algorithms can be used. Most techniques take into thought generating a collection of partial product, so adding the partial merchandise along once they need been shifted. During a number to extend its speed, the amount of partial product to be generated should be reduced. A better representation number effectively indicates to fewer digits. Thus, a single-digit multiplication formula necessitates fewer cycles as we begin moving to a lot of higher radices that automatically ends up in a lesser variety of partial merchandise.



Many algorithms have been developed for this purpose as a formula methodology Wallace Booth Tree, etc. Many addition architecture are in the market for the summation method. Etc., but to scale ripple carry in addition, lead to Look-Ahead Add, Carry Save Add to facet consumption, the design of sum of quantity must be carefully chosen.

A Binary multiplier is a device used in digital electronics or during a computer or different electronic devices to hold out multiplication of two numbers delineate in binary format. It's engineered using binary adders. The foremost basic technique involves generating a group of partial product, and so summing the partial product at the same time. This method is analogous to the tactic that is schooled to lower classes students in class for conducting long multiplication on base-10 integers, however has been changed here for application to a base-2 (binary) numeral system.


The rest of this paper is organized as follows in section II we describe a introduction of about MAC structure, in section III we discuss about the rich literature survey for the booth multiplier for radix 4, 8 16 bit. Finally in section IV we conclude the about our paper which is based on the literature survey and specify the future scope.

## II GENERAL MAC STRUCTURE

In this section, we discuss basic MAC operation. Basically, multiplier operation can be divided into three operational steps. The first one is booth encoding to generate the partial products. The second one is adder array or partial product compression and the last one is final addition in which final multiplication result is produced If the multiplication process is extended to accumulate the multiplied result, then MAC consists of four steps. General hardware architecture for MAC is shown in Figure 1. It executes the multiplication operation by multiplying input multiplier X and input multiplicand Y.

After that current multiplication result is added to the previous multiplication result Z as

accumulation step. A multiplier can be divided into three operational steps. The first is radix-2 Booth encoding in which a partial product is generated from the multiplicand X and the multiplier Y. The second is adder array or partial product compression to add all partial products. The last is the final addition in which the process to accumulate the multiplied results is included.



**Fig 1:** Simple Multiplier and Accumulator Architecture.

## III RELATED WORK

In paper [2] the Booth multiplier has been wide used for prime performance signed multiplication by secret writing and thereby reducing the number of partial product. A multiplier factor victimization the radix-4 (or changed Booth) formula is very economical thanks to the benefit of partial product generation, whereas the radix-8 Booth multiplier factor is slow thanks to the quality of generating the odd multiples of the number. During this paper, this issue is eased by the application of approximate styles. An approximate 2-bit adder is deliberately designed for scheme of the addition of  $1 \times 1$  and  $2 \times 2$  of a binary range. This adder needs little space, an occasional power and a brief vital path delay. The planned approximate multipliers are quicker and additional power economical than the correct Booth multiplier; furthermore, the multiplier with 15-bit truncation achieves the simplest overall performance in terms of hardware and accuracy in comparison to different approximate Booth multiplier styles. Initially, associate approximate 2-bit adder consisting of a



3-input gate has been planned to calculate the triple of binary numbers. The error detection, compensation and recovery circuits of the approximate 2-bit adder have additionally been presented. The 2-bit adder is then used to implement the lower a part of an approximate coding adder for generating a triple number without carry propagation; it overcomes the difficulty normally found in a radix-8 theme. Within the planned signed approximate radix-8 Booth multipliers, observed as ABM1 and ABM2, a truncation technique has been used to more save power and time. The data processing by a Wallace tree is then used to hurry up the addition of partial product. The simulation results have shown that the planned approximate coding adders (ARA8, ARA8-2C and ARA8-2R) square measure additional suitable (in terms of hardware potency and accuracy) for a radix-8 Booth multiplier than different approximate adders. The coding adder is incredibly necessary for the vital path delay of the multiplier. However, the error thanks to the coding adder is additional vital than the one caused by truncation (provided the truncation range of the partial product is a smaller amount than or equal to nine for a  $16 \times 16$  bit multiplier). The simulation ends up in associate FIR filter application have shown that the planned ABM1, ABM2-C9 and ABM2-R9 perform well with only a three dB call in output signal-to noise ratio. With similar values of PDP, the planned designs out-perform the opposite approximate multipliers within the FIR filter operation, so these styles could also be helpful for low power and general operations in error-resilient systems.

This temporary [3] proposes associate accuracy-adjustment fixed width Booth multiplier that compensates the miscalculation employing a structure contingent probability (MLCP) estimator and derives a closed type for various bit widths  $L$  and column data  $w$ . Compared with the thoroughgoing simulations strategy, the planned MLCP reckoner considerably reduces simulation time and simply adjusts accuracy supported mathematical derivations. Not as previous forms of conditional probability, the planned MLC uses

the whole NULL code, especially PCML to estimate the calculation error and achieve higher levels of precision. What is more, the simple and small-payer PCML is provided circuit temporary.

The paper [8] Low-power multipliers are important for reducing energy consumption of digital process systems. This study offers the experience of using a complicated version of our former Power Spurious Suppression (SPST) technique in high speed multipliers and low power consumption characteristics. In order to separate the useless switching capacity, there are two approaches, i.e. using the registers and the use of AND gates, to confirm the data signals of the multipliers after the data transition. Multiplication is often done in finite impulse response filters, fast Fourier transforms, discrete cosine transform, folds and other important core DSP and multimedia.

The paper [11] changed Booth number is enticing to many multimedia and digital signal process systems. This paper presents the planning of  $16 \times 16$  changed Booth number. The numbers like Braun array number and Array multiplier are used for unsigned multiplication. This paper that specialize in style of changed Booth multiplier factor that performs each signed and unsigned multiplication. Here used Carry choose Adder it will increase the speed of multiplier factor operation. Cab Drive Multiplier encoder Carry Select Adder uses minimal hardware, chip area reduction, low power dissipation, and reduces system price.

In document [12], several digital signal processing and transmission systems used fixed-width multipliers where a set format is fascinating and an acceptable level of loss of accuracy is allowed. This paper proposes the planning of a low error fixed-width radix-8 Booth multiplier that produces an  $n$ -bit product with 2  $n$ -bit inputs. The truncation of the  $2n$  product bits to  $n$  bits is achieved by removing regarding half the adder cells that are needed to feature the partial product. However, so as to stay the truncation error to a minimum, error compensation biases are obtained and applied to



the inputs of the maintained adder cells. During this projected technique, the quantity of partial product is reduced to  $n/3$  and conjointly the quantity of adder cells is reduced by five hundredth compared with the full-width multiplier factor with a further overhead of 1 full adder for compensation biasing.

#### IV CONCLUSIONS AND FUTURE WORK

This review paper describes the implementation of radix-8 Modified Booth Multiplier to increase the performance enhancement of Booth techniques in the terms of low memory area requires for the operation and less power consumption for these operations. In future we introduce the architecture of pre-encoded multipliers for Digital Signal Processing system based applications on off-line encoding of coefficients. To this extend we used the Non Redundant radix-8 Signed-Digit (NR4SD) encoding technique for our proposed architecture of system.

#### REFERENCES:-

- [1] Honglan Jiang, Jie Han, Fei Qiao, Fabrizio Lombardi "Approximate Radix-8 Booth Multipliers for Low-Power and High-Performance Operation" IEEE Transactions on Computers, 2016. Pp 1-8.
- [2] Wen-Quan He, Yuan-Ho Chen, Shyh-Jye Jou "High-Accuracy Fixed-Width Booth Multipliers Based on Probability and Simulation" IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 62, NO. 8, AUGUST 2015. Pp 2052-2061.
- [3] Shin-Kai Chen, Chih-Wei Liu, Tsung-Yi Wu, An-Chi Tsai "Design and Implementation of High-Speed and Energy-Efficient Variable-Latency Speculating Booth Multiplier (VLSBM)" IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 60, NO. 10, OCTOBER 2013. Pp 2631-2642.
- [4] Elisardo Antelo, Paolo Montuschi, Alberto Nannarelli "Improved 64-bit Radix-16 Booth Multiplier Based on Partial Product Array Height Reduction" IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, IEEE 2016. Pp 1-10.
- [5] Hemantkumar H. Nikhare, Ashish Singhadia "A Detailed Review on Architectures for 2-DWT by using Radix-4 Booth Multiplier" INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH IN ELECTRICAL, ELECTRONICS, INSTRUMENTATION AND CONTROL ENGINEERING Vol. 3, Issue 3, March 2015. Pp 80-85.
- [6] Deepika Setia, Charu Madhu "Novel Architecture of High Speed Parallel MAC using Carry Select Adder" International Journal of Computer Applications (0975 – 8887) Volume 74–No.1, July 2013. Pp 32-38.
- [7] Yuan-Ho Chen "An Accuracy-Adjustment Fixed-Width Booth Multiplier Based on Multilevel Conditional Probability" IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014. Pp 1-6.
- [8] Jani Basha Shaik, Susrutha Babu Sukhavasi, Suparshya Babu Sukhavasi, Sai Nikhil.M.V.S, M.Aravind "PROFICIENT REALIZATION OF ENHANCED BOOTH MULTIPLIER FOR SIGNED AND UNSIGNED BITS" International Journal of Advances in Engineering & Technology, Apr., 2015. Pp 184-192.
- [9] S.ANITHA, M.VIDYA, D. MAHESH VARMA "Design of Parallel MAC Based On Radix-4 & Radix-8 Modified Booth Algorithm" International Journal of Research in Computer and Communication technology, IJRCCT, ISSN 2278-5841, Vol 1, Issue 7, December 2012. Pp 446-453.
- [10] Dhiraj Sangwan, Mahesh K. Yadav "Design and Implementation of Adder/Subtractor and Multiplication Units for Floating-Point Arithmetic" International Journal of Electronics Engineering, 2(1), 2010, pp. 197-203.



- 
- [11] C.M.KALAISELVI, V.P.DHIVYAPRIYA, P.NITHYA “REDUCING THE COMPUTATION TIME IN FAST FLOATING POINT MULTIPLIER UNIT” *International Journal of Advanced Research in Electronics and Communication Engineering (IJARECE)* Volume 4, Issue 10, October 2015.
- [12] Jiun-Ping Wang, Shiann-Rong Kuang, Shish-Chang Liang “High-Accuracy Fixed-Width Modified Booth Multipliers for Lossy Applications” *IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS*, VOL. 19, NO. 1, JANUARY 2011. Pp 52-60.
- [13] Liangyu Qian, Chenghua Wang, Weiqiang Liu, Fabrizio Lombardi, Jie Han “Design and Evaluation of An Approximate Wallace-Booth Multiplier” 2016. Pp 1-4.
- [14] Z. Babic, A. Avramovic, P. Bulic “An iterative logarithmic multiplier” *Microprocessors and Microsystems*, Elsevier ltd. 2011, Pp 23–33.
- [15] K. Tsoumanis and N. Axelos et al., “Pre-Encoded Multipliers Based on Non-Redundant Radix-4 Signed-Digit Encoding”, *IEEE Transaction* 2015.
- [16] Honglan Jiang, and Jie Han, “Approximate Radix-8 Booth Multipliers for Low-Power and High-Performance Operation”, *IEEE Transaction* 2015.
- [17] Yuan-Ho Chen et al, “An Accuracy-Adjustment Fixed-Width Booth Multiplier Based on Multilevel Conditional Probability”, *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* 2015.
- [18] Elisardo Antelo, and Paolo Montuschi, “Improved 64-bit Radix-16 Booth Multiplier Based on Partial Product Array Height Reduction”, *IEEE Transactions on Circuits and Systems* 2015.
- [19] Wen-Quan He and Yuan-Ho Chen, “High-Accuracy Fixed-Width Booth Multipliers Based on Probability and Simulation”, *IEEE Transactions on Circuits and Systems—I: Regular Papers*, Vol. 62, No. 8, August 2015.
- [20] Rahul Shrestha and Utkarsh Rastogi, “Design and Implementation of Area-Efficient and Low-Power Configurable Booth-Multiplier”, *15th International Conference on Embedded Systems IEEE* 2015.